We present an improved area estimation model that considers the large influence of pin positions on the layout area. The esiimation method is based on the shape function approach described by Zimmermann [U]. A cell is abstracted at all hierarchy levels by discrete shape functions describing its area with respect to its shape. The internal wiring area is estimated by a simple but proper statistical model.
Introduction
The increasing complexity of VLSI circuits makes a hierarchical design more and more important. Even systems like Timberwolf which seem to favor the flat approach change to a hierarchical design style to get acceptable run times for very large circuits [6] . There are two possible hierarchical approaches, top-down and bottom-up.
The bottom-up design style is the simpler one. It is the basis of most current hierarchical design systems. Smaller subcells are designed first by considering internal restrictions only. The layouts of these subcells will then be composed to larger cells [SI. The disadvantage of this approach is the possible waste of chip area and wiring length because all subcells are designed independently.
These disadvantages can be avoided by a top-down design. Here, the upper hierarchy levels will be planned first to get the global minimal layout and shorter wires [l], 121, [41,[5] , [lo] . The shapes and pin positions of subcells are determined at the upper level due to global restrictions. They must be met by the design steps at the lower levels. After top-down chip planning over all hierarchy levels, chip assembly computes the final layout bottom-up with respect to the top-down computed floorplan.
Since subcells are not yet designed while planning a cell at an upper hierarchy level, the subcell areas must be estimated. In the PLAYOUT design system, we use the area estimation concept proposed in [ll] . This concept is based on former works by Otten and others [31, [91. The layout areas of all cells are abstracted by discrete shape functions which are computed bottom-up before starting the top-down chip planning phase.
The principle of computing a particular shape function is adding up the subcell shape functions for all possible topologies and forming a new shape function from the lower bound of the results. While the subcell areas can be added up exactly, the wiring area has to be estimated. [ 111 therefore uses a statistical wiring area estimation model that considers the intemal wiring between the subcells only. Wiring to the cell border is not considered. Nevertheless, the method is applicable hierarchically over all levels. External wiring must be considered only at the topmost level and during the following top-down chip planning phase.
The influence of the pin positions on the layout area and an extended area estimation model are the topics of this paper which is organized as follows: Section 2 shortly summarizes the basic area estimation strategy based on shape functions. Section 3 then shows the influence of the pin positions on the layout area. The extension of the area estimation model for modelling external wiring is the topic of section 4. Experimental results are shown in section 5. At the end, section 6 concludes the paper with some final remarks.
Basic Area Estimation Method

Shape Functions
We assume that all layout geometries are approximated by slicing topologies. They can be represented by slicing trees. After constructing such a binary tree within biparti-tion steps, the shape functions of the subcells can easily be added up the tree until we get the shape function of the root node [3] . Details can also be found in [113 and [71. 
Wiring Area
The sum of two shape functions estimates the area of the common father node in the slicing tree if no wiring space is required. The shape function of the father node has to be shifted to the top and the right to leave space for Wiring area can be divided into two different parts: internal wiring and external wiring which are defined as follows (figure 1): Definition: Let T be a sling tree of a cell C. The leaf nodes of T are the subcells of C. Let further be Ni any internal node of T. Ni is the root of the subtree Ti . Ni has two children Ni l and Ne which are rod of the sub trees Ti l and TQ.
internal wiring:
The internal wiring ninr (or short: q,,,) 
3 Feedthroughs and Empty Space
Two facts provide area which can be used for routing without enlarging the cell: empty space which is the result of discrete shape functions and built-in feedthroughs. Both can be used for wiring. However, these aspects are of minor interest for this paper. Details can be found in [71.
Hierarchical Designs
The hierarchical bottom-up area estimation over several hierarchy levels can be. done in the same manner as in the slicing tree. We (virtually) combine the slicing trees of all hierarchy levels to one large slicing tree. In that big (virtual) tree, we add up the shape functions in pairs as described above. Many measurements have shown that this area estimation approach is very precise (about 10% tolerance) independently of the number of hierarchy levels Ell], [71, PI.
However, we do not estimate the whole area of the cells in the hierarchy tree. During the shape function computation process we do not consider external wiring, i.e. the wiring to the cell border. These nets are part of the internal wiring of an ancestor node in the (virtual) slicing tree. Only for the top-level cell and during top-down chip planning we need an estimation of the wiring area to the cell border.
In the next section, we will show that the layout area of a given cell often depends very much on the position of the pins. So, for topdown chip planning, we need a more precise model for estimating the subcell areas which consist of intemal wiring and extemal wiring.
Effect of Pin Positions
We are interested in estimating layout area for topdown chip planning. So, we need to know the influence of pin positions on the overall area because the chip planner must reserve room for the subcells in a floorplan including all wiring area inside the subcells.
[ll] estimates the external wiring area of cells with random pin positions. This led to a shift of the shape function to the top and right which was the same for all points on the curve. However, a large set of measurements has shown that this assumption is not true. The measurements showed that the influence of restricted pin positions is too large to use random pin distributions for the estimation. Figure 2 demonstrates the effect by a drastic example. The figure shows two standard cell layouts of the same multiplexer with two rows.
The first layout was generated without any restriction of the pins on the frame. External wires were routed to the nearest positions on the frame without need for any wiring area. So, the overall area is nearly identical with a hypothetical layout where only internal wiring is considered.
In the second case (lower layout) the chip planner restricted most of the pins to the left side while computing the floorplan at the next higher hierarchy level. Due to these restrictions, many wires inside the multiplexer have to be routed to the left side. Most of these incoming nets need a whole track for each wire because there are not enough intemal wiring and incoming nets from the right side to share the track. The total area of the lower layout is much larger than the area of the upper layout.'
The additional area needed for extemal wiring with restricted pin intervals cannot be estimated during the (bottom-up) area estimation phase because the positions
are not yet known at that moment. The pin positions are a result of the floorplanning (global routing) step at the upper hierarchy level. Therefore, the planner has to compute the correct subcell areas (including internal and 1. The chip planner generally does not specify such a frame in practice because such a big cell would not result in a minimal layout of the whole chip. We used this example for demonstration only. In our new approach, we prefer a two-phase estimation concept. During bottom-up estimation before chip planning (phase I) we estimate the cell area including subcells and internal wiring only (see section 2.4). This area is very close to the smallest possible layouts of a cell for all aspect ratios. For our example, we try to estimate the area of the upper layout in figure 2 . Figure 3 shows the quality of our new approach for the multiplexer of figure 2. The black dots are the comer points of the estimated shape function (including internal wiring only). The crosses describe all layouts of that multiplexer which we have in our design database. It can be seen that the estimation is very close to the smallest actual layouts of any aspect ratio. The additional areas of the layouts which are plotted above the estimated curve are the result of pin restrictions determined by the global router. These additional areas are needed for extemal wiring and must be estimated by the chip planner (phase 11).
Extended Area Estimation Model
External wiring enlarges cells in x and y dimensions. We basically estimate the additional area with a function that is explained below and illustrated by the curves in figure 4. The curves describe the total cell side length xto,/ytOt with respect to the number of pins (or extemal nets) which we describe by the letter K. K,, Kb is the number of pins at the top and bottom sides and xl,xr are the pins at the left and right sides, resp.
In general, we have two similar curves for &he horizontal and vertical sides of a cell. These curves consist of three segments which are separated by two points nlvh and K~~, , , .
The first segment is a horizontal line representing the widthheight of the cell including internal wiring only. nlVh represent the number of built-in feedthroughs which are not used for intemal wiring. They can now be used for extemal wiring without increasing the cell dimensions. For horizontal increase of the cell we consider vertical built-in feedthroughs vfed only. The horizontal feedthroughs hf, , are used for computing the cell height.
The second curve segment represents an estimation cell width cell height method that is similar to estimating internal wiring. If we have more incoming nets than we can compensate by feedthroughs, we multiply each additional net with a special track demand factor text for external nets and a scale factor a representing the design rules (see also figure 1 ).
Up to a second threshold value x2 we estimate the total cell boundaries including extemal wiring as follows:
Let us look at the first formula in more detail. It computes the total cell width xmt. We add the pins at the top and bottom sides and multiply the sum with a horizontal track demand factor for vertical incoming nets ( ( 'I[.' + nb) . t:tr ). We similarly add the pins at the left and right sides and multiply the sum with a horizontal track demand factor for horizontal incoming nets ( ('I[.,+ 'I[.) . tz;' ). The sum of both products is the number of necessary vertical tracks for extemal wiring which increases the cell width.
The horizontal and vertical incoming nets have to be considered differently because nets entering from top or bottom mainly need vertical tracks and nets entering from left and right mainly need horizontal tracks. However, both net types also need (shorter) routing lines in perpendicular directions. So, the values of ti:' and teir (about 0.5 for our chip planner) are larger than tii'and tewr Y" (about 0.2 for the planner). They depend on the design style.
From the number of necessary vertical tracks for external wiring we subtract the number of vertical feedthroughs Vfeed. As long as these feedthroughs are not occupied, we can compensate these with extemal wiring. The cell width will not increase (xtt = xhJ. Since the number of built-in feedrhroughs may be larger than the requirement for external wiring, we must take care that the subtraction does not become negative.
Finally, we multiply the remaining track number with the scale factor a, to get the additional width of the cell for the entering nets. The second formula computes the cell height ymP It is similar to the 6rst function. We just use different track demand factors and the vertical scale factor % as well as the horizontal feedthroughs hfeed and the vertical side length y;lt. The third curve segment is needed for the case that the capacity of a side n2 is smaller than the associated number of entering nets. The capacity of a side depends on the design style and must be determined experimentally (see below). If the number of pins on a side exceeds the capacity, each additional entering wire needs a whole track. The gradient of the curve is therefore one. This phenomenon can be seen with the lower layout of figure 2. Each wire exceeding the capacity of the left side needs a whole track and we get empty space in the right part of the layout.
In the case that the number of entering nets at two opposite sides both exceed the capacity of the side (zz) some entering nets can share a track. In this case we assume that the saturation point 9 is not reached. We first compute the difference between the numbers of pins at two opposite sides. Only for this difference we add whole tracks. All remaining pins are input to the formulas above.
Design Styles
As mentioned above, the track demand factors and the capacity depend on the design style. Also the number of built-in feedthroughs may be design style dependent. Until now, we examined two different cell types and design styles. The 6rst class are general cells for which we do chip planning. The second class are standard cell blocks.
If we have general cells and we allow over-the-cell routing, the functions for extemal wiring are the same as described above. However, in practice there are not many such built-in feedthroughs left after internal wiring. The problem class is then the same as for chip planning without over-the-cell wiring. We can assume: The saturation point x, will never be reached in practice.
For our test designs the entering net number R belongs to the second curve segment in all cases. The pin number will be multiplied with the track demand factors tewr.
Determining the saturation point n2 is not so easy for general cells. We can find n2 if the general cell contains rigid macro subcells only and the aspect ratio of the general cell is far away from one. However, in practice we never reached ~2 This has two reasons. First, the number of entering nets often is relatively small and pins occupy only a small amount of the frame which is below the capacity. The second, much more important reason results from the design style. As we mentioned above, estimating extemal wiring is important for top-down chip planning.
In this case, the subcells of the considered general cell are not yet designed; their shapes are still flexible. They can easily be adjusted to the channel widths. Since the subcells are not resmckd in their placement ( t , e.g. standard cells are restricted to rows), we never find a result like the lower layout in figure 2 . In practice, we have so much flexibility for designing general cells that using the second curve segment is sufficient:
The second design style we examined experimentally are standard cell block layouts. Here it is reasonable to have no pins to the side of cell rows. An upper bound of the capacity is the sum of all channel heights.
Experiments have shown that this value is too high for the threshold point n2. We achieved good results for
Since standard cells do not have horizontal built-in feedthroughs, the function ymt has the same shape as for general cells without built-in feedthroughs (figure 6): Our experiments have shown that the number of feedthroughs at the outermost rows is an indication for the capacities of the top and bottom sides (~t~~) .
In the case that all these feedthroughs are used, each additional entering net needs a further feedthrough and therefore a whole track. On the other hand, as long as we still have unused feedthroughs, the width of the standard cell block does not increase due to external wiring. This means that we do not have the second curve segment for xtot of standard cell blocks. nlv is equal to rczV in this case (figure 6).
We determine the number of feedthroughs of one row by multiplying the row length with the average transparency of the standard cell library. For our standard cell placement tool and the currently used cell library we have In our test designs, i.e. in practical applications, we very seldom reached this capacity for standard cell blocks whose width is larger than its height. xiv = qv = 0.5 (xkt /%).
Experimental Results
Most of our examples are taken from a large design with nearly 300,000 standard cells which was broken down into three levels of a hierarchy. The structure of the design was generated by a high-level synthesis system which resulted in a wiring area that is very large compared to other benchmarks. We therefore prefer these cells for our experiments. They are much harder to estimate than most benchmarks consisting of only a relatively small amount of wiring area. Our layout tools use two wiring layers. However, our approach is adaptable to 3 or more wiring layers by changing the track demand factors.
We performed two different experiments. In the first experiment we did not restrict the pins to certain intervals. The results show the quality of our bottom-up area estimation of the smallest possible layouts. In the second experiment, we compared our new estimation results with results from different test designs. Now, we estimated the additional area for extemal wiring to pin locations which were computed within the top-down chip planning phase. 
Conclusions
The most difficult part in layout area estimation is estimating the wiring area, especially for external nets. Since it is not possible to estimate the external wiring of a cell accurately without informations about pin positions, we propose a two-phase estimation model. In phase I, we use a recursive estimation model based on shape functions considering intemal wiring only. The remaining wiring space needed to connect the frame pins has to be computed in phase I1 during top-down chip planning only. Inaccuracies of estimating extemal wiring area will not be multiplied with the number of hierarchy levels of a circuit.
Results taken from a large number of sample layouts have shown that the accuracy of our model is sufficient.
Our estimation errors are in the same size as the tolerances Until now we restricted our measurements to standard cell blocks and general cells. Future works will be finding estimation parameters for further design styles like sea-ofg-. of layout tools.
